

FIG. 2




FIG. 3A




FIG. 3B




FIG. 4








FIG. 5












FIG. 10








FIG. 15






FIG. 16






FIG. 19





FIG. 20



Peripheral circuit region
Memory cell array region

F | G. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26A




FIG. 26B




FIG. 27




FIG. 28




FIG. 29A




FIG. 29B




FIG. 30A




FIG. 30B




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39B




FIG. 39A




FIG. 40C




FIG. 40B




FIG. 40A




FIG. 41A




FIG. 41B

FIG. 42A




FIG. 42B





FIG. 42C






FIG. 43A




FIG. 43B




FIG. 44A




FIG. 44B




FIG. 45




FIG. 46A

FIG. 46B





FIG. 47A



Selective gate region

FIG. 47B




FIG. 48A




FIG. 48B





FIG. 49A



Selective gate region

FIG. 49B